


Project 03 due Thu Apr 2 11:59 pm

- 1) RISC-U Emulation
- 2) Dynamic Analysis
- 3) Cache Simulation



refs


hits

misses

$$\text{hit rate} = \frac{\# \text{ hits}}{\# \text{ refs}}$$


Questions-

- 1) Where to look for a given addr?
- 2) How to know if data is in cache?
- 3) How to resolve a conflict?



Direct Mapped Cache


4 word cache




addr is word aligned

$$\text{addr_word} = \frac{\text{addr}}{\text{byte}} / 4$$

$$\text{slot_index} = \text{addr_word} \% 4$$



address (64)



$$\text{slot_index} = (\text{addr} \gg 2) \& 0b11$$

$$\text{tag} = \text{addr} \gg 4$$

↑ slot index

Block size

	V	tag	w_3	w_2	w_1	w_0
3			.	.		.
2			.	.		.
1			.	.		.
0			.	.		.

addr

